[{"name":"R1-1715501","title":"Bit interleaver for LDPC codes","source":"Huawei, HiSilicon","contact":"Carmela Cozzo","contact-id":55181,"tdoctype":"discussion","for":"","abstract":"","secretary_remarks":"","agenda_item_sort_order":79,"ainumber":"6.4.1.1","ainame":"Bit-level interleaver design","tdoc_agenda_sort_order":0,"status":"available","reservation_date":"2017-09-05 19:12:52","uploaded":"2017-09-12 04:48:13","revisionof":"","revisedto":"","release":"","crspec":"","crspecversion":"","workitem":"","crnumber":"","crrevision":"","crcategory":"","tsg_crp":"","lsreplyto":"","lsto":"","Cc":"","lsoriginalls":"","lsreply":"","link":"https:\/\/www.3gpp.org\/ftp\/TSG_RAN\/WG1_RL1\/TSGR1_AH\/NR_AH_1709\/Docs\/R1-1715501.zip","group":"R1","meeting":"R1-ah-18959","year":2017,"uicc_affected":null,"me_affected":null,"ran_affected":null,"cn_affected":null,"clauses_affected":null,"crsinpack":null,"crsinpacknumber":0},
{"name":"R1-1715663","title":"On bit level interleaving for LDPC code","source":"ZTE, Sanechips","contact":"Huaming Wu","contact-id":58331,"tdoctype":"discussion","for":"Decision","abstract":"","secretary_remarks":"","agenda_item_sort_order":79,"ainumber":"6.4.1.1","ainame":"Bit-level interleaver design","tdoc_agenda_sort_order":0,"status":"available","reservation_date":"2017-09-08 01:42:59","uploaded":"2017-09-12 05:25:12","revisionof":"","revisedto":"","release":"","crspec":"","crspecversion":"","workitem":"","crnumber":"","crrevision":"","crcategory":"","tsg_crp":"","lsreplyto":"","lsto":"","Cc":"","lsoriginalls":"","lsreply":"","link":"https:\/\/www.3gpp.org\/ftp\/TSG_RAN\/WG1_RL1\/TSGR1_AH\/NR_AH_1709\/Docs\/R1-1715663.zip","group":"R1","meeting":"R1-ah-18959","year":2017,"uicc_affected":null,"me_affected":null,"ran_affected":null,"cn_affected":null,"clauses_affected":null,"crsinpack":null,"crsinpacknumber":0},
{"name":"R1-1715831","title":"Bit-level interleaver design for eMBB data channel","source":"CATT","contact":"Teng Ma","contact-id":67340,"tdoctype":"discussion","for":"Decision","abstract":"","secretary_remarks":"","agenda_item_sort_order":79,"ainumber":"6.4.1.1","ainame":"Bit-level interleaver design","tdoc_agenda_sort_order":0,"status":"available","reservation_date":"2017-09-08 08:39:49","uploaded":"2017-09-12 04:40:38","revisionof":"","revisedto":"","release":"","crspec":"","crspecversion":"","workitem":"","crnumber":"","crrevision":"","crcategory":"","tsg_crp":"","lsreplyto":"","lsto":"","Cc":"","lsoriginalls":"","lsreply":"","link":"https:\/\/www.3gpp.org\/ftp\/TSG_RAN\/WG1_RL1\/TSGR1_AH\/NR_AH_1709\/Docs\/R1-1715831.zip","group":"R1","meeting":"R1-ah-18959","year":2017,"uicc_affected":null,"me_affected":null,"ran_affected":null,"cn_affected":null,"clauses_affected":null,"crsinpack":null,"crsinpacknumber":0},
{"name":"R1-1716023","title":"Bit-level interleaver design for data channel","source":"Samsung","contact":"Youngbum Kim","contact-id":39963,"tdoctype":"other","for":"Decision","abstract":"","secretary_remarks":"","agenda_item_sort_order":79,"ainumber":"6.4.1.1","ainame":"Bit-level interleaver design","tdoc_agenda_sort_order":0,"status":"revised","reservation_date":"2017-09-08 09:05:39","uploaded":"2017-09-12 05:35:25","revisionof":"","revisedto":"R1-1716667","release":"","crspec":"","crspecversion":"","workitem":"","crnumber":"","crrevision":"","crcategory":"","tsg_crp":"","lsreplyto":"","lsto":"","Cc":"","lsoriginalls":"","lsreply":"","link":"https:\/\/www.3gpp.org\/ftp\/TSG_RAN\/WG1_RL1\/TSGR1_AH\/NR_AH_1709\/Docs\/R1-1716023.zip","group":"R1","meeting":"R1-ah-18959","year":2017,"uicc_affected":null,"me_affected":null,"ran_affected":null,"cn_affected":null,"clauses_affected":null,"crsinpack":null,"crsinpacknumber":0},
{"name":"R1-1716224","title":"On design of bit level interleaver","source":"MediaTek Inc.","contact":"Tao Chen","contact-id":56050,"tdoctype":"discussion","for":"","abstract":"","secretary_remarks":"","agenda_item_sort_order":79,"ainumber":"6.4.1.1","ainame":"Bit-level interleaver design","tdoc_agenda_sort_order":0,"status":"revised","reservation_date":"2017-09-08 15:31:48","uploaded":"2017-09-12 05:36:35","revisionof":"","revisedto":"R1-1716738","release":"","crspec":"","crspecversion":"","workitem":"","crnumber":"","crrevision":"","crcategory":"","tsg_crp":"","lsreplyto":"","lsto":"","Cc":"","lsoriginalls":"","lsreply":"","link":"https:\/\/www.3gpp.org\/ftp\/TSG_RAN\/WG1_RL1\/TSGR1_AH\/NR_AH_1709\/Docs\/R1-1716224.zip","group":"R1","meeting":"R1-ah-18959","year":2017,"uicc_affected":null,"me_affected":null,"ran_affected":null,"cn_affected":null,"clauses_affected":null,"crsinpack":null,"crsinpacknumber":0},
{"name":"R1-1716328","title":"On Bit-interleaver for LDPC","source":"Intel Corporation","contact":"Seunghee Han","contact-id":47329,"tdoctype":"discussion","for":"Decision","abstract":"","secretary_remarks":"","agenda_item_sort_order":79,"ainumber":"6.4.1.1","ainame":"Bit-level interleaver design","tdoc_agenda_sort_order":0,"status":"revised","reservation_date":"2017-09-09 01:14:50","uploaded":"2017-09-12 06:02:36","revisionof":"","revisedto":"R1-1716694","release":"","crspec":"","crspecversion":"","workitem":"","crnumber":"","crrevision":"","crcategory":"","tsg_crp":"","lsreplyto":"","lsto":"","Cc":"","lsoriginalls":"","lsreply":"","link":"https:\/\/www.3gpp.org\/ftp\/TSG_RAN\/WG1_RL1\/TSGR1_AH\/NR_AH_1709\/Docs\/R1-1716328.zip","group":"R1","meeting":"R1-ah-18959","year":2017,"uicc_affected":null,"me_affected":null,"ran_affected":null,"cn_affected":null,"clauses_affected":null,"crsinpack":null,"crsinpacknumber":0},
{"name":"R1-1716441","title":"Bit-level interleaving","source":"Qualcomm Incorporated","contact":"Peter Gaal","contact-id":57198,"tdoctype":"discussion","for":"Discussion","abstract":"","secretary_remarks":"","agenda_item_sort_order":79,"ainumber":"6.4.1.1","ainame":"Bit-level interleaver design","tdoc_agenda_sort_order":0,"status":"revised","reservation_date":"2017-09-09 08:06:00","uploaded":"2017-09-12 06:13:57","revisionof":"","revisedto":"R1-1716733","release":"Rel-15","crspec":"","crspecversion":"","workitem":"","crnumber":"","crrevision":"","crcategory":"","tsg_crp":"","lsreplyto":"","lsto":"","Cc":"","lsoriginalls":"","lsreply":"","link":"https:\/\/www.3gpp.org\/ftp\/TSG_RAN\/WG1_RL1\/TSGR1_AH\/NR_AH_1709\/Docs\/R1-1716441.zip","group":"R1","meeting":"R1-ah-18959","year":2017,"uicc_affected":null,"me_affected":null,"ran_affected":null,"cn_affected":null,"clauses_affected":null,"crsinpack":null,"crsinpacknumber":0},
{"name":"R1-1716556","title":"Bit-interleaving for LDPC","source":"Nokia, Nokia Shanghai Bell","contact":"Keeth Jayasinghe","contact-id":64118,"tdoctype":"discussion","for":"Decision","abstract":"","secretary_remarks":"","agenda_item_sort_order":79,"ainumber":"6.4.1.1","ainame":"Bit-level interleaver design","tdoc_agenda_sort_order":0,"status":"available","reservation_date":"2017-09-11 07:28:17","uploaded":"2017-09-11 19:23:45","revisionof":"","revisedto":"","release":"","crspec":"","crspecversion":"","workitem":"","crnumber":"","crrevision":"","crcategory":"","tsg_crp":"","lsreplyto":"","lsto":"","Cc":"","lsoriginalls":"","lsreply":"","link":"https:\/\/www.3gpp.org\/ftp\/TSG_RAN\/WG1_RL1\/TSGR1_AH\/NR_AH_1709\/Docs\/R1-1716556.zip","group":"R1","meeting":"R1-ah-18959","year":2017,"uicc_affected":null,"me_affected":null,"ran_affected":null,"cn_affected":null,"clauses_affected":null,"crsinpack":null,"crsinpacknumber":0},
{"name":"R1-1716656","title":"On bit reverse mapping of LDPC","source":"LG Electronics","contact":"Patrick Merias","contact-id":52292,"tdoctype":"discussion","for":"Decision","abstract":"","secretary_remarks":"Late contribution","agenda_item_sort_order":79,"ainumber":"6.4.1.1","ainame":"Bit-level interleaver design","tdoc_agenda_sort_order":0,"status":"available","reservation_date":"2017-09-12 14:27:14","uploaded":"2017-09-15 06:40:12","revisionof":"","revisedto":"","release":"","crspec":"","crspecversion":"","workitem":"","crnumber":"","crrevision":"","crcategory":"","tsg_crp":"","lsreplyto":"","lsto":"","Cc":"","lsoriginalls":"","lsreply":"","link":"https:\/\/www.3gpp.org\/ftp\/TSG_RAN\/WG1_RL1\/TSGR1_AH\/NR_AH_1709\/Docs\/R1-1716656.zip","group":"R1","meeting":"R1-ah-18959","year":2017,"uicc_affected":null,"me_affected":null,"ran_affected":null,"cn_affected":null,"clauses_affected":null,"crsinpack":null,"crsinpacknumber":0},
{"name":"R1-1716667","title":"Bit-level interleaver design for data channel","source":"Samsung","contact":"Patrick Merias","contact-id":52292,"tdoctype":"other","for":"Decision","abstract":"","secretary_remarks":"","agenda_item_sort_order":79,"ainumber":"6.4.1.1","ainame":"Bit-level interleaver design","tdoc_agenda_sort_order":0,"status":"noted","reservation_date":"2017-09-15 07:30:07","uploaded":"2017-09-18 23:07:53","revisionof":"R1-1716023","revisedto":"","release":"","crspec":"","crspecversion":"","workitem":"","crnumber":"","crrevision":"","crcategory":"","tsg_crp":"","lsreplyto":"","lsto":"","Cc":"","lsoriginalls":"","lsreply":"","link":"https:\/\/www.3gpp.org\/ftp\/TSG_RAN\/WG1_RL1\/TSGR1_AH\/NR_AH_1709\/Docs\/R1-1716667.zip","group":"R1","meeting":"R1-ah-18959","year":2017,"uicc_affected":null,"me_affected":null,"ran_affected":null,"cn_affected":null,"clauses_affected":null,"crsinpack":null,"crsinpacknumber":0},
{"name":"R1-1716694","title":"On Bit-interleaver for LDPC","source":"Intel Corporation","contact":"Patrick Merias","contact-id":52292,"tdoctype":"other","for":"Decision","abstract":"","secretary_remarks":"","agenda_item_sort_order":79,"ainumber":"6.4.1.1","ainame":"Bit-level interleaver design","tdoc_agenda_sort_order":0,"status":"available","reservation_date":"2017-09-19 23:17:52","uploaded":"2017-09-19 23:27:53","revisionof":"R1-1716328","revisedto":"","release":"","crspec":"","crspecversion":"","workitem":"","crnumber":"","crrevision":"","crcategory":"","tsg_crp":"","lsreplyto":"","lsto":"","Cc":"","lsoriginalls":"","lsreply":"","link":"https:\/\/www.3gpp.org\/ftp\/TSG_RAN\/WG1_RL1\/TSGR1_AH\/NR_AH_1709\/Docs\/R1-1716694.zip","group":"R1","meeting":"R1-ah-18959","year":2017,"uicc_affected":null,"me_affected":null,"ran_affected":null,"cn_affected":null,"clauses_affected":null,"crsinpack":null,"crsinpacknumber":0},
{"name":"R1-1716733","title":"Bit-level Interleaving","source":"Qualcomm Incorporated","contact":"Patrick Merias","contact-id":52292,"tdoctype":"discussion","for":"Discussion","abstract":"","secretary_remarks":"","agenda_item_sort_order":79,"ainumber":"6.4.1.1","ainame":"Bit-level interleaver design","tdoc_agenda_sort_order":0,"status":"noted","reservation_date":"2017-09-19 23:17:53","uploaded":"2017-09-25 07:47:53","revisionof":"R1-1716441","revisedto":"","release":"Rel-15","crspec":"","crspecversion":"","workitem":"","crnumber":"","crrevision":"","crcategory":"","tsg_crp":"","lsreplyto":"","lsto":"","Cc":"","lsoriginalls":"","lsreply":"","link":"https:\/\/www.3gpp.org\/ftp\/TSG_RAN\/WG1_RL1\/TSGR1_AH\/NR_AH_1709\/Docs\/R1-1716733.zip","group":"R1","meeting":"R1-ah-18959","year":2017,"uicc_affected":null,"me_affected":null,"ran_affected":null,"cn_affected":null,"clauses_affected":null,"crsinpack":null,"crsinpacknumber":0},
{"name":"R1-1716738","title":"On design of bit-level interleaver","source":"MediaTek Inc.","contact":"Patrick Merias","contact-id":52292,"tdoctype":"discussion","for":"","abstract":"","secretary_remarks":"","agenda_item_sort_order":79,"ainumber":"6.4.1.1","ainame":"Bit-level interleaver design","tdoc_agenda_sort_order":0,"status":"revised","reservation_date":"2017-09-19 23:17:54","uploaded":"2017-09-19 23:27:53","revisionof":"R1-1716224","revisedto":"R1-1716780","release":"","crspec":"","crspecversion":"","workitem":"","crnumber":"","crrevision":"","crcategory":"","tsg_crp":"","lsreplyto":"","lsto":"","Cc":"","lsoriginalls":"","lsreply":"","link":"https:\/\/www.3gpp.org\/ftp\/TSG_RAN\/WG1_RL1\/TSGR1_AH\/NR_AH_1709\/Docs\/R1-1716738.zip","group":"R1","meeting":"R1-ah-18959","year":2017,"uicc_affected":null,"me_affected":null,"ran_affected":null,"cn_affected":null,"clauses_affected":null,"crsinpack":null,"crsinpacknumber":0},
{"name":"R1-1716780","title":"On design of bit-level interleaver","source":"MediaTek Inc.","contact":"Patrick Merias","contact-id":52292,"tdoctype":"discussion","for":"","abstract":"","secretary_remarks":"","agenda_item_sort_order":79,"ainumber":"6.4.1.1","ainame":"Bit-level interleaver design","tdoc_agenda_sort_order":0,"status":"available","reservation_date":"2017-09-19 23:17:55","uploaded":"2017-09-20 14:27:53","revisionof":"R1-1716738","revisedto":"","release":"","crspec":"","crspecversion":"","workitem":"","crnumber":"","crrevision":"","crcategory":"","tsg_crp":"","lsreplyto":"","lsto":"","Cc":"","lsoriginalls":"","lsreply":"","link":"https:\/\/www.3gpp.org\/ftp\/TSG_RAN\/WG1_RL1\/TSGR1_AH\/NR_AH_1709\/Docs\/R1-1716780.zip","group":"R1","meeting":"R1-ah-18959","year":2017,"uicc_affected":null,"me_affected":null,"ran_affected":null,"cn_affected":null,"clauses_affected":null,"crsinpack":null,"crsinpacknumber":0},
{"name":"R1-1716781","title":"WF on interleaver row re-ordering","source":"MediaTek Inc.","contact":"Patrick Merias","contact-id":52292,"tdoctype":"other","for":"Decision","abstract":"","secretary_remarks":"","agenda_item_sort_order":79,"ainumber":"6.4.1.1","ainame":"Bit-level interleaver design","tdoc_agenda_sort_order":0,"status":"available","reservation_date":"2017-09-19 23:17:55","uploaded":"2017-09-20 14:27:53","revisionof":"","revisedto":"","release":"","crspec":"","crspecversion":"","workitem":"","crnumber":"","crrevision":"","crcategory":"","tsg_crp":"","lsreplyto":"","lsto":"","Cc":"","lsoriginalls":"","lsreply":"","link":"https:\/\/www.3gpp.org\/ftp\/TSG_RAN\/WG1_RL1\/TSGR1_AH\/NR_AH_1709\/Docs\/R1-1716781.zip","group":"R1","meeting":"R1-ah-18959","year":2017,"uicc_affected":null,"me_affected":null,"ran_affected":null,"cn_affected":null,"clauses_affected":null,"crsinpack":null,"crsinpacknumber":0}]