[{"name":"R1-1611098","title":"Larger max TBS for FeMTC","source":"Ericsson","contact":"Johan Bergman","contact-id":51222,"tdoctype":"discussion","for":"Decision","abstract":"","secretary_remarks":"","agenda_item_sort_order":80,"ainumber":"6.2.8.1.2","ainame":"Larger max PDSCH\/PUSCH TBS","tdoc_agenda_sort_order":0,"status":"available","reservation_date":"2016-10-25 23:02:29","uploaded":"2016-11-05 10:09:29","revisionof":"","revisedto":"","release":"","crspec":"","crspecversion":"","workitem":"","crnumber":"","crrevision":"","crcategory":"","tsg_crp":"","lsreplyto":"","lsto":"","Cc":"","lsoriginalls":"","lsreply":"","link":"https:\/\/www.3gpp.org\/ftp\/TSG_RAN\/WG1_RL1\/TSGR1_87\/Docs\/R1-1611098.zip","group":"R1","meeting":"R1-87","year":2016,"uicc_affected":null,"me_affected":null,"ran_affected":null,"cn_affected":null,"clauses_affected":null,"crsinpack":null,"crsinpacknumber":0},
{"name":"R1-1611184","title":"On supporting larger max PDSCH\/PUSCH TBS in FeMTC","source":"Huawei, HiSilicon","contact":"Brian Classon","contact-id":45750,"tdoctype":"other","for":"","abstract":"","secretary_remarks":"","agenda_item_sort_order":80,"ainumber":"6.2.8.1.2","ainame":"Larger max PDSCH\/PUSCH TBS","tdoc_agenda_sort_order":0,"status":"available","reservation_date":"2016-10-26 11:01:01","uploaded":"2016-11-05 03:27:52","revisionof":"","revisedto":"","release":"","crspec":"","crspecversion":"","workitem":"","crnumber":"","crrevision":"","crcategory":"","tsg_crp":"","lsreplyto":"","lsto":"","Cc":"","lsoriginalls":"","lsreply":"","link":"https:\/\/www.3gpp.org\/ftp\/TSG_RAN\/WG1_RL1\/TSGR1_87\/Docs\/R1-1611184.zip","group":"R1","meeting":"R1-87","year":2016,"uicc_affected":null,"me_affected":null,"ran_affected":null,"cn_affected":null,"clauses_affected":null,"crsinpack":null,"crsinpacknumber":0},
{"name":"R1-1611482","title":"Support for larger maximum TBS for FeMTC","source":"Nokia, Alcatel-Lucent Shanghai Bell","contact":"David Bhatoolaul","contact-id":59768,"tdoctype":"discussion","for":"Decision","abstract":"","secretary_remarks":"","agenda_item_sort_order":80,"ainumber":"6.2.8.1.2","ainame":"Larger max PDSCH\/PUSCH TBS","tdoc_agenda_sort_order":0,"status":"available","reservation_date":"2016-11-01 14:55:27","uploaded":"2016-11-04 15:45:55","revisionof":"","revisedto":"","release":"","crspec":"","crspecversion":"","workitem":"","crnumber":"","crrevision":"","crcategory":"","tsg_crp":"","lsreplyto":"","lsto":"","Cc":"","lsoriginalls":"","lsreply":"","link":"https:\/\/www.3gpp.org\/ftp\/TSG_RAN\/WG1_RL1\/TSGR1_87\/Docs\/R1-1611482.zip","group":"R1","meeting":"R1-87","year":2016,"uicc_affected":null,"me_affected":null,"ran_affected":null,"cn_affected":null,"clauses_affected":null,"crsinpack":null,"crsinpacknumber":0},
{"name":"R1-1611936","title":"Soft buffer requirements for feMTC UEs with larger max TBS","source":"Intel Corporation","contact":"Seunghee Han","contact-id":47329,"tdoctype":"discussion","for":"Decision","abstract":"","secretary_remarks":"","agenda_item_sort_order":80,"ainumber":"6.2.8.1.2","ainame":"Larger max PDSCH\/PUSCH TBS","tdoc_agenda_sort_order":0,"status":"available","reservation_date":"2016-11-02 17:50:06","uploaded":"2016-11-06 05:08:08","revisionof":"","revisedto":"","release":"","crspec":"","crspecversion":"","workitem":"","crnumber":"","crrevision":"","crcategory":"","tsg_crp":"","lsreplyto":"","lsto":"","Cc":"","lsoriginalls":"","lsreply":"","link":"https:\/\/www.3gpp.org\/ftp\/TSG_RAN\/WG1_RL1\/TSGR1_87\/Docs\/R1-1611936.zip","group":"R1","meeting":"R1-87","year":2016,"uicc_affected":null,"me_affected":null,"ran_affected":null,"cn_affected":null,"clauses_affected":null,"crsinpack":null,"crsinpacknumber":0},
{"name":"R1-1612594","title":"Discussion on larger maximum PDSCH\/PUSCH TBS for FeMTC","source":"ZTE","contact":"Shupeng Li","contact-id":58860,"tdoctype":"discussion","for":"Discussion","abstract":"","secretary_remarks":"","agenda_item_sort_order":80,"ainumber":"6.2.8.1.2","ainame":"Larger max PDSCH\/PUSCH TBS","tdoc_agenda_sort_order":0,"status":"available","reservation_date":"2016-11-04 00:46:23","uploaded":"2016-11-04 21:48:54","revisionof":"","revisedto":"","release":"","crspec":"","crspecversion":"","workitem":"","crnumber":"","crrevision":"","crcategory":"","tsg_crp":"","lsreplyto":"","lsto":"","Cc":"","lsoriginalls":"","lsreply":"","link":"https:\/\/www.3gpp.org\/ftp\/TSG_RAN\/WG1_RL1\/TSGR1_87\/Docs\/R1-1612594.zip","group":"R1","meeting":"R1-87","year":2016,"uicc_affected":null,"me_affected":null,"ran_affected":null,"cn_affected":null,"clauses_affected":null,"crsinpack":null,"crsinpacknumber":0},
{"name":"R1-1613356","title":"WF on TBS for Rel-14 BL\/CE UEs","source":"Intel Corporation, Nokia, ASB, Ericsson, ZTE, Qualcomm","contact":"Patrick Merias","contact-id":52292,"tdoctype":"discussion","for":"Decision","abstract":"","secretary_remarks":"","agenda_item_sort_order":80,"ainumber":"6.2.8.1.2","ainame":"Larger max PDSCH\/PUSCH TBS","tdoc_agenda_sort_order":0,"status":"noted","reservation_date":"2016-11-27 11:22:29","uploaded":"2016-11-27 11:27:26","revisionof":"","revisedto":"","release":"","crspec":"","crspecversion":"","workitem":"","crnumber":"","crrevision":"","crcategory":"","tsg_crp":"","lsreplyto":"","lsto":"","Cc":"","lsoriginalls":"","lsreply":"","link":"https:\/\/www.3gpp.org\/ftp\/TSG_RAN\/WG1_RL1\/TSGR1_87\/Docs\/R1-1613356.zip","group":"R1","meeting":"R1-87","year":2016,"uicc_affected":null,"me_affected":null,"ran_affected":null,"cn_affected":null,"clauses_affected":null,"crsinpack":null,"crsinpacknumber":0},
{"name":"R1-1613357","title":"WF on soft buffer size for 5MHz BL UEs","source":"Intel, Qualcomm","contact":"Patrick Merias","contact-id":52292,"tdoctype":"discussion","for":"Decision","abstract":"","secretary_remarks":"","agenda_item_sort_order":80,"ainumber":"6.2.8.1.2","ainame":"Larger max PDSCH\/PUSCH TBS","tdoc_agenda_sort_order":0,"status":"noted","reservation_date":"2016-11-27 11:22:29","uploaded":"2016-11-27 11:27:26","revisionof":"","revisedto":"","release":"","crspec":"","crspecversion":"","workitem":"","crnumber":"","crrevision":"","crcategory":"","tsg_crp":"","lsreplyto":"","lsto":"","Cc":"","lsoriginalls":"","lsreply":"","link":"https:\/\/www.3gpp.org\/ftp\/TSG_RAN\/WG1_RL1\/TSGR1_87\/Docs\/R1-1613357.zip","group":"R1","meeting":"R1-87","year":2016,"uicc_affected":null,"me_affected":null,"ran_affected":null,"cn_affected":null,"clauses_affected":null,"crsinpack":null,"crsinpacknumber":0},
{"name":"R1-1613587","title":"WF on rate matching for 5MHz BL UEs","source":"Intel","contact":"Patrick Merias","contact-id":52292,"tdoctype":"discussion","for":"Decision","abstract":"","secretary_remarks":"","agenda_item_sort_order":80,"ainumber":"6.2.8.1.2","ainame":"Larger max PDSCH\/PUSCH TBS","tdoc_agenda_sort_order":0,"status":"noted","reservation_date":"2016-11-27 11:22:54","uploaded":"2016-11-27 11:27:27","revisionof":"","revisedto":"","release":"","crspec":"","crspecversion":"","workitem":"","crnumber":"","crrevision":"","crcategory":"","tsg_crp":"","lsreplyto":"","lsto":"","Cc":"","lsoriginalls":"","lsreply":"","link":"https:\/\/www.3gpp.org\/ftp\/TSG_RAN\/WG1_RL1\/TSGR1_87\/Docs\/R1-1613587.zip","group":"R1","meeting":"R1-87","year":2016,"uicc_affected":null,"me_affected":null,"ran_affected":null,"cn_affected":null,"clauses_affected":null,"crsinpack":null,"crsinpacknumber":0}]